

100




FIG. 1




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5

FIG. 6A is a schematic diagram of a data path for a memory array. The data path is divided into three sections: Tunnel Tx, DRAM, and Tunnel Rx. The Tunnel Tx section contains a sequence of write buffers (W1, W2, W3) and read buffers (R1, R2, R3, R4, R5). The DRAM section contains a sequence of write buffers (W1, W2, W3, W4, W5) and read buffers (R1, R2, R3, R4, R5). The Tunnel Rx section contains a sequence of write buffers (W1, W2, W3, W4, W5) and read buffers (R1, R2, R3, R4, R5). The data path is controlled by a series of write control (WC) signals (WC1, WC2, WC3, WC4, WC5) and read control (RC) signals (RC1, RC2, RC3, RC4, RC5). The data path is shown as a sequence of blocks connected by arrows, indicating the flow of data from the Tunnel Tx section through the DRAM section to the Tunnel Rx section.




FIG. 6A




FIG. 6B